Activity 7: Revision history

Jump to navigation Jump to search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

4 December 2023

  • curprev 15:1315:13, 4 December 2023‎ Anastacia Alvarez talk contribs‎ 341 bytes +341‎ Created page with "Exercise on Timing. A single pipeline processor operating at 1V is depicted in the figure below: a. Propose a 3-pipe stage version. Justify your solution. What would be the maximum clock period allowed for the single stage and 3-stage versions? b. Discuss how moving from single stage to 3-pipe stage affects the energy of the processor."
Retrieved from "https://cidr.up-microlab.org/index.php/Activity_7"