CMOS Gates Exercise: Revision history

Jump to navigation Jump to search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

    23 October 2023

    • curprev 07:4407:44, 23 October 2023‎ Anastacia Alvarez talk contribs‎ 733 bytes +733‎ Created page with "Part 1. Transistor stacking: * Read the reference K. von Arnim, C. Pacha, K. Hofmann, T. Schulz, K. Schrufer and J. Berthold, "An Effective Switching Current Methodology to Predict the Performance of Complex Digital Circuits," 2007 IEEE International Electron Devices Meeting, 2007, pp. 483-486, doi: 10.1109/IEDM.2007.4418979. * Write a short critique of the paper. * Try replicating their work. How would you size the NAND2 and NAND3 gates? Part 2. CMOS gate Consider the..."
Retrieved from "https://cidr.up-microlab.org/index.php/CMOS_Gates_Exercise"