Lab 3a: Synthesis and P&R: Difference between revisions

From Center for Integrated Circuits and Devices Research (CIDR)
Jump to navigation Jump to search
(Created page with "In this exercise, we will go through the synthesis and place and route process with the SkyWater 130nm process. Use the tutorial from SEACAS 2023.")
 
No edit summary
Line 1: Line 1:
In this exercise, we will go through the synthesis and place and route process with the SkyWater 130nm process.  
In this exercise, we will go through the synthesis and place and route process with the SkyWater 130nm process.  


Use the tutorial from SEACAS 2023.
Use the tutorial from SEACAS 2023 (thanks to Lawrence of CIDR P3 and Prof Bui of VNU for the tutorial).
 
You have 2 options: either work on it online through Google Colab or work on it in your own PC.
 
* [https://colab.research.google.com/drive/1-nxCVJzwYeYA8HVUvqn3ykAHhropHzS1?usp=sharing SEACAS 2023 Hackathon Colab Notebook (Online Toolset & Tutorial)]
* [[Guide to operating SEACAS2023 Hackathon Notebook Offline|How to operate the notebook offline]]
 
Note that you will need to use a different toll to simulate your verily code, either using the EDAplayground or iVerilog
 
* [[IVerilog GTKWave Tutorial|Using Icarus Verilog and GTKWave for behavioral simulation]]

Revision as of 18:22, 14 March 2024

In this exercise, we will go through the synthesis and place and route process with the SkyWater 130nm process.

Use the tutorial from SEACAS 2023 (thanks to Lawrence of CIDR P3 and Prof Bui of VNU for the tutorial).

You have 2 options: either work on it online through Google Colab or work on it in your own PC.

Note that you will need to use a different toll to simulate your verily code, either using the EDAplayground or iVerilog