Digital Systems Testing (January 2025): Difference between revisions
Jump to navigation
Jump to search
| (One intermediate revision by the same user not shown) | |||
| Line 39: | Line 39: | ||
|| [https://drive.google.com/file/d/1RRDTvOvk4S8I9ylYb9TVEhhVJ9r-Ks_k/view?usp=sharingLec06 Exercises] | || [https://drive.google.com/file/d/1RRDTvOvk4S8I9ylYb9TVEhhVJ9r-Ks_k/view?usp=sharingLec06 Exercises] | ||
[https://drive.google.com/file/d/1k5We-tzhZL1Udz1VWNu4Ec8bWwQNILGb/view?usp=sharing Lec07 Slide Deck] | [https://drive.google.com/file/d/1k5We-tzhZL1Udz1VWNu4Ec8bWwQNILGb/view?usp=sharing Lec07 Slide Deck] | ||
[https://drive.google.com/file/d/1Z9fKCIdmDTIUZgNmEa9xUj48elnLggcH/view?usp=sharing Meeting Recording] | [https://drive.google.com/file/d/1Z9fKCIdmDTIUZgNmEa9xUj48elnLggcH/view?usp=sharing Meeting Recording] | ||
|| | || | ||
| Line 45: | Line 46: | ||
|| [https://drive.google.com/file/d/1L2sYJ5mutaRR6r8ufMQ63P7-LK0FiWT-/view?usp=sharing Lec08 Slide Deck] | || [https://drive.google.com/file/d/1L2sYJ5mutaRR6r8ufMQ63P7-LK0FiWT-/view?usp=sharing Lec08 Slide Deck] | ||
[https://drive.google.com/file/d/1fRHaI0oHr1VgQZYqDA0ssbZ52QqJxW6k/view?usp=sharing Lec 09 Slide Deck] | [https://drive.google.com/file/d/1fRHaI0oHr1VgQZYqDA0ssbZ52QqJxW6k/view?usp=sharing Lec 09 Slide Deck] | ||
|| | |||
[Meeting Recording] | |||
|| Homework | |||
|- | |- | ||
|3||Feb 27 ||Fault Detection in Sequential Circuits | |3||Feb 27 ||Fault Detection in Sequential Circuits | ||
|| [Lec10 Time-Frame Expansion] | || [Lec10 Time-Frame Expansion] | ||
|| | || UVLe Quiz | ||
|- | |- | ||
|4||Mar 6 ||Design for Test | |4||Mar 6 ||Design for Test | ||
Latest revision as of 13:47, 20 February 2025
- Digital Systems Testing
- Second Semester AY 2024-2025
- Synchronous classes will be held Thursdays 6-9 PM
- Refer to the UP Diliman Academic Calendar for relevant dates and holidays.
- Course Credit: 3 units (3 hours lecture)
Catalog Description
Test economics and motivation. Fault models and simulation. Test pattern generation. Measures for testability. Design for testability. Memory testing.
Prerequisite: Digital Logic Design and Introduction to Semiconductor Devices
Course Outline
| Module | Date | Topic | Resources | Activity |
|---|---|---|---|---|
| 0 | Jan 23 | Introduction | Zoom Meeting Summary | |
| 1 | Jan 30 | Economics of Test | Lec01 Slide deck | Journal and Quiz (in UVLe) |
| 2 | Feb 6 | Fault models | Lec03 Self Review | Homework (from Lec04) |
| 2 | Feb 13 | Algorithms for fault testing | Exercises | |
| 3 | Feb 20 | Sequential circuit testing | Lec08 Slide Deck
[Meeting Recording] |
Homework |
| 3 | Feb 27 | Fault Detection in Sequential Circuits | [Lec10 Time-Frame Expansion] | UVLe Quiz |
| 4 | Mar 6 | Design for Test | ||
| 4 | Mar 13 | Built-in Self-Test | ||
| 5 | Mar 20 | Memory Testing | ||
| 6 | Mar 27 | SCOAP Measurements |
Announcements
- Feb 6: The meeting on Feb 13 will be in hybrid mode. Those attending the face-to-face meeting can proceed to Rm 307 for our class.
- Jan 23: This will be our class home page. For those enrolled in EE 269, assessment submissions will be through UVLe
References
- Book References
- M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing, Springer, 2005.
- Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman, “Digital Systems Testing & Testable Design”, IEEE Press, 1994
- Niraj Jha and Sandeep Gupta, “Testing of Digital Systems”, Cambridge University Press, 2003
- Z. Navabi, “Digital System Test and Testable Design”. Springer, 2011.
- Other References
- Lukac, M., Kameyama, M., Perkowski, M., & Kerntopf, P. (2019). USING HOMING, SYNCHRONIZING AND DISTINGUISHING INPUT SEQUENCES FOR THE ANALYSIS OF REVERSIBLE FINITE STATE MACHINES. Facta Universitatis, Series: Electronics and Energetics, 32(3), 417-438
- I. Pomeranz and S. Reddy, “Application of homing sequences to synchronous sequential circuit testing,” in Test Symposium, 1993., Proceedings of the Second Asian, pp. 324–329