Project Discussion: Difference between revisions
Jump to navigation
Jump to search
(Created page with "For your EE 227 project, each group/individual will be implementing a different design. Undergraduates are allowed to implement the project in groups of 2 or 3. Individual projects are also allowed. For graduate students, projects will be individual. Some possible projects (for undergrads): * 8- or 16- bit processor * image filtering * other encryption/decryption algorithms") |
No edit summary |
||
| Line 1: | Line 1: | ||
For your EE 227 project, each group/individual will be implementing a different design. Undergraduates are allowed to implement the project in groups of 2 or 3. Individual projects are also allowed. For graduate students, projects will be individual. | For your EE 227 project, each group/individual will be implementing a different design. Undergraduates are allowed to implement the project in groups of 2 or 3. Individual projects are also allowed. For graduate students, projects will be individual. | ||
Some possible projects (for undergrads): | Some possible projects (for undergrads): | ||
| Line 5: | Line 6: | ||
* image filtering | * image filtering | ||
* other encryption/decryption algorithms | * other encryption/decryption algorithms | ||
Your designs are expected to be done in Verilog, synthesized, and characterized in terms of power, area and speed. You are to submit an IEEE-formatted paper for your report, and a zip file containing your design and testbench files. | |||
Revision as of 08:33, 24 April 2024
For your EE 227 project, each group/individual will be implementing a different design. Undergraduates are allowed to implement the project in groups of 2 or 3. Individual projects are also allowed. For graduate students, projects will be individual.
Some possible projects (for undergrads):
- 8- or 16- bit processor
- image filtering
- other encryption/decryption algorithms
Your designs are expected to be done in Verilog, synthesized, and characterized in terms of power, area and speed. You are to submit an IEEE-formatted paper for your report, and a zip file containing your design and testbench files.