Activity 7

From Center for Integrated Circuits and Devices Research (CIDR)
Revision as of 15:42, 4 December 2023 by Anastacia Alvarez (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

Exercise on Timing, Power and Energy.

A single pipeline processor operating at 1V is depicted in the figure below:

Timing-pipeline.PNG

a. Propose a 3-pipe stage version. Justify your solution. What would be the maximum clock period allowed for the single stage and 3-stage versions?

b. Discuss how moving from single stage to 3-pipe stage affects the energy of the processor.

c. Compare the energy of the 3-stage processor with a multistage processor employing power gating such that only the energy of the registers needed remain (energy of other blocks is 0).