User contributions for Anastacia Alvarez
Jump to navigation
Jump to search
9 October 2024
- 07:4307:43, 9 October 2024 diff hist +24 Digital IC Design (August 2024) →Course Outline current Tag: Visual edit
- 07:4107:41, 9 October 2024 diff hist +2 Digital IC Design (August 2024) →Course Outline
10 September 2024
2 September 2024
- 09:3309:33, 2 September 2024 diff hist −107 Digital IC Design (August 2024) →Course Outline
- 08:4808:48, 2 September 2024 diff hist −94 Digital IC Design (August 2024) →Course Outline
1 September 2024
- 15:4815:48, 1 September 2024 diff hist 0 Digital IC Design (August 2024) →Course Outline
- 15:4715:47, 1 September 2024 diff hist −628 Digital IC Design (August 2024) No edit summary
- 15:1115:11, 1 September 2024 diff hist +3,331 N Digital IC Design (August 2024) Created page with "* First Semester AY 2024-2025 ** Synchronous classes will be held Tuesdays 6-9 PM ** Refer to the [https://upd.edu.ph/academics/academic-calendar-2/ UP Diliman Academic Calendar] for relevant dates and holidays. * Course Credit: 4 units (3 units lecture, 1 unit lab) == Catalog Description == Fundamentals of MOSFETS. Technology and modelling. Scaling and limits of scaling. Design for deep-submicron CMOS – high speed. Design techniques for low power. Arithmetic circui..."
- 15:0415:04, 1 September 2024 diff hist +38 Classes →Class Offerings current Tag: Visual edit
15 May 2024
- 13:5813:58, 15 May 2024 diff hist +185 Modern VLSI Design (February 2024) →Announcements current
- 13:5513:55, 15 May 2024 diff hist +207 Modern VLSI Design (February 2024) →Course Outline
14 May 2024
- 08:4908:49, 14 May 2024 diff hist −5 Modern VLSI Design (February 2024) →Announcements
- 08:4808:48, 14 May 2024 diff hist +80 Modern VLSI Design (February 2024) →Announcements
- 08:4108:41, 14 May 2024 diff hist +1,020 Lab 4: Sequential Design No edit summary current
13 May 2024
7 May 2024
- 14:1614:16, 7 May 2024 diff hist +152 Project Discussion No edit summary current
24 April 2024
- 09:4009:40, 24 April 2024 diff hist +1 Lab 4: Sequential Design No edit summary Tag: Visual edit
- 09:3809:38, 24 April 2024 diff hist +566 Lab 4: Sequential Design No edit summary
- 08:3508:35, 24 April 2024 diff hist 0 Project Discussion No edit summary
- 08:3408:34, 24 April 2024 diff hist +48 Project Discussion No edit summary
- 08:3308:33, 24 April 2024 diff hist +236 Project Discussion No edit summary
- 08:3008:30, 24 April 2024 diff hist +377 N Project Discussion Created page with "For your EE 227 project, each group/individual will be implementing a different design. Undergraduates are allowed to implement the project in groups of 2 or 3. Individual projects are also allowed. For graduate students, projects will be individual. Some possible projects (for undergrads): * 8- or 16- bit processor * image filtering * other encryption/decryption algorithms"
- 08:2708:27, 24 April 2024 diff hist +4 Modern VLSI Design (February 2024) →Course Outline
- 08:2608:26, 24 April 2024 diff hist +102 Modern VLSI Design (February 2024) →Course Outline
23 April 2024
22 April 2024
- 15:0715:07, 22 April 2024 diff hist +24 Lab 4: Sequential Design No edit summary
- 13:0513:05, 22 April 2024 diff hist +25 Lab 4: Sequential Design No edit summary
- 13:0413:04, 22 April 2024 diff hist +358 N Lab 4: Sequential Design Created page with "In this exercise, we will complete our design of the LiCi encryption. Below are the general steps we will be following: * Using the keygen design from Lab 2, we will re-synthesize it using the sky130nm following the procedure in Lab 3. * Design the whole system, using our keygen, LiCi round and counter. * Synthesize the design with and without constraints"
- 13:0013:00, 22 April 2024 diff hist +2 Modern VLSI Design (February 2024) →Course Outline
- 13:0013:00, 22 April 2024 diff hist +2 Modern VLSI Design (February 2024) →Course Outline
17 April 2024
- 09:3209:32, 17 April 2024 diff hist +62 Modern VLSI Design (February 2024) →Announcements
- 09:2109:21, 17 April 2024 diff hist +53 Modern VLSI Design (February 2024) →Course Outline
- 08:5708:57, 17 April 2024 diff hist 0 CIDR Wiki Home Page →Academe current
16 April 2024
20 March 2024
19 March 2024
- 14:0814:08, 19 March 2024 diff hist +3 DFG Exercise No edit summary current
- 14:0714:07, 19 March 2024 diff hist +342 N DFG Exercise Created page with "Given the following code snippet: d = a*c t = a+b s = d*t If t = 1 then { d = a-b s = a+b } Else d = a+d 1. Determine the single assignment form of the code 2. Draw the corresponding data flow graph 4. Determine the datapath assuming you have 1 multiplier, 1 adder and 1 subtractor 5. Derive the corresponding control"
- 14:0314:03, 19 March 2024 diff hist +18 Modern VLSI Design (February 2024) →Course Outline
15 March 2024
- 10:3710:37, 15 March 2024 diff hist +108 Modern VLSI Design (February 2024) →Announcements
- 10:3410:34, 15 March 2024 diff hist +105 Modern VLSI Design (February 2024) →Course Outline
14 March 2024
- 18:2318:23, 14 March 2024 diff hist −91 Lab 3a: Synthesis and P&R No edit summary current
- 18:2218:22, 14 March 2024 diff hist +635 Lab 3a: Synthesis and P&R No edit summary
- 18:1618:16, 14 March 2024 diff hist +148 N Lab 3a: Synthesis and P&R Created page with "In this exercise, we will go through the synthesis and place and route process with the SkyWater 130nm process. Use the tutorial from SEACAS 2023."
- 18:1418:14, 14 March 2024 diff hist +32 Modern VLSI Design (February 2024) →Course Outline
12 March 2024
8 March 2024
- 10:3410:34, 8 March 2024 diff hist +202 m Modern VLSI Design (February 2024) →Announcements
6 March 2024
- 17:2417:24, 6 March 2024 diff hist +107 Modern VLSI Design (February 2024) →Announcements
- 17:2317:23, 6 March 2024 diff hist +192 Modern VLSI Design (February 2024) →Course Outline