Digital IC Design (August 2024): Difference between revisions
Jump to navigation
Jump to search
Line 26: | Line 26: | ||
|| [[Activity 3]] | || [[Activity 3]] | ||
|- | |- | ||
| 4 || 1 Oct 2024 || CMOS Gates and Logical Effort | | 4 || 1-8 Oct 2024 || CMOS Gates and Logical Effort | ||
|| [[ CMOS Gates]] | || [[ CMOS Gates]] | ||
[[Logical Effort]] | [[Logical Effort]] | ||
|| [[CMOS Gates Exercise]] | || [[CMOS Gates Exercise]] | ||
|- | |- | ||
|| Midterm Exam | || Midterm Exam | ||
|- | |- | ||
| | | 5 || || Arithmetic Circuits | ||
|| [[video]] | || [[video]] | ||
|| | || | ||
|- | |- | ||
| | | 6 || || Low power design techniques | ||
|| [[video]] | || [[video]] | ||
|| | || | ||
|- | |||
| 7 || 8 Oct 2024 || Variability | |||
|| [[video]] | |||
|| [[Lab Exercise on Variability]] | |||
|- | |- | ||
| 8 || || Timing | | 8 || || Timing |
Revision as of 07:41, 9 October 2024
- First Semester AY 2024-2025
- Synchronous classes will be held Tuesdays 6-9 PM
- Refer to the UP Diliman Academic Calendar for relevant dates and holidays.
- Course Credit: 4 units (3 units lecture, 1 unit lab)
Catalog Description
Fundamentals of MOSFETS. Technology and modelling. Scaling and limits of scaling. Design for deep-submicron CMOS – high speed. Design techniques for low power. Arithmetic circuits. Driving interconnect, high-speed signalling. Timing. Memory design. Design for testability.
Prerequisite: CoE 141 or equiv
Course Outline
Module | Date | Topic | Resources | Activity |
---|---|---|---|---|
1 | 10 Sep 2024 | Introduction | video | Activity 1 |
2 | 17 Sep 2024 | MOS Transistor and Technology Scaling | video | Installing the Tools |
3 | 24 Sep 2024 | CMOS Inverter and Delay models | Inverter | Activity 3 |
4 | 1-8 Oct 2024 | CMOS Gates and Logical Effort | CMOS Gates | CMOS Gates Exercise |
Midterm Exam | ||||
5 | Arithmetic Circuits | video | ||
6 | Low power design techniques | video | ||
7 | 8 Oct 2024 | Variability | video | Lab Exercise on Variability |
8 | Timing | video | ||
9 | Memory Design | video | Lab Exercise on Memory | |
10 | Testing and Testability | |||
11 | Special Topics | |||
Finals |
References
- review of semiconductor fundamentals [EEE 41]
- review of transistors and transistor circuits [EEE 51]
- Book References
- J. Rabaey. 2009. Low Power Design Essentials. Springer Publishing Company, Incorporated.
- J. Rabaey, Chandrakasan, A,, Nikolic, B. 2004. Digital integrated circuits- A design perspective. Prentice Hall.
- A. Chandrakasan, W. Bowhill, and F. Fox. 2000. Design of High-Performance Microprocessor Circuits. Wiley-IEEE Press
- M. Alioto (ed), Enabling the Internet of Things: From Integrated Circuits to Integrated Systems, Springer 2017.
- Neil Weste and David Harris. 2010. CMOS VLSI Design: A Circuits and Systems Perspective (4th. ed.). Addison-Wesley Publishing Company, USA.
- Other References